

(This page is for your rough work.)

A	B	C	D	A ⁺	B ⁺	C ⁺	D ⁺					

DA

DB

TC

JD

KD

(This page is for your rough work.)

(This page is for your rough work.)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
I1 beq																														
I2 addi																														
I3 sll																														
I4 add																														
I5 add																														
I6 lw																														
I7 lw																														
I8 andi																														
I9 addi																														
I10 beq A1																														
I11 add																														
I12 J A2																														
I13 A1: addi																														
I14 A2: sw																														
I15 addi																														
I16 slt																														
I17 beq																														

(This page is for your rough work.)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
I1 beq																														
I2 addi																														
I3 sll																														
I4 add																														
I5 add																														
I6 lw																														
I7 lw																														
I8 andi																														
I9 addi																														
I10 beq A1																														
I11 add																														
I12 J A2																														
I13 A1: addi																														
I14 A2: sw																														
I15 addi																														
I16 slt																														
I17 beq																														

(This page is for your rough work.)

A	B	C	D	A ⁺	B ⁺	C ⁺	D ⁺					

DA

TB

TC

JD

KD

(This page is for your rough work.)



Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
I1 add																														
I2 add																														
I3 add																														
I4 add																														
I5 add																														
I6 slt																														
I7 beq																														
I8 lw																														
I9 lw																														
I10 add																														
I11 sw																														



Cycle																													
I12 lw																													
I13 lw																													
I14 add																													
I15 sw																													
I16 addi																													
I17 addi																													
I18 addi																													
I19 addi																													



(This page is for your rough work.)



Cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
I1 add																														
I2 add																														
I3 add																														
I4 add																														
I5 add																														
I6 slt																														
I7 beq																														
I8 lw																														
I9 lw																														
I10 add																														
I11 sw																														
I12 lw																														
I13 lw																														
I14 add																														
I15 sw																														
I16 addi																														
I17 addi																														
I18 addi																														
I19 addi																														



(This page is for your rough work.)











Direct Mapped Cache (16 blocks)

Index	Tag value	Word 0	Word 1
0			
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			

Mem Addr (Hex)	Hit (H) or Miss (M)?

Direct Mapped Cache (16 blocks)

Index	Tag value	Word 0	Word 1
0			
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			

Mem Addr (Hex)	Hit (H) or Miss (M)?

2-Way Associative Cache (8 sets)

Set Index						
	Tag	Word 0	Word 1	Tag	Word 0	Word 1
0						
1						
2						
3						
4						
5						
6						
7						

Mem Addr (Hex)	Hit (H) or Miss (M)?

2-Way Associative Cache (8 sets)

Set Index						
	Tag	Word 0	Word 1	Tag	Word 0	Word 1
0						
1						
2						
3						
4						
5						
6						
7						

Mem Addr (Hex)	Hit (H) or Miss (M)?

Fully Associative Caches (no indexes)

(16 blocks)

Mem Addr (Hex)	Hit (H) or Miss (M)?

Tag value	Word 0	Word 1

Fully Associative Caches (no indexes)

(16 blocks)

Mem Addr (Hex)	Hit (H) or Miss (M)?

Tag value	Word 0	Word 1